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On One-Multiplier Implementations of FIR 
Lattice Structures 
ZINNUR DOCANATA AND P. P. VAIDYANATHAN 
Abstract -One-multiplier realizations for certain recently reported FIR 
lossless lattice structures are investigated. The multiplier extraction ap- 
proach is u&d to show that there does not exist a real one-multiplier 
realization whereas it is possible to get complex one-multiplier realizations. 
This is unlike the situation in conventional linear-prediction FIR lattice 
structures, where real one-multiplier realizations are possible. 
I. INTRODUCTION 
Recently a procedure has been outlined for the synthesis of a 
cascaded lossless lattice structure that can realize any pair of 
power-complementary FIR transfer functions [l]. Each building 
block of the structure has four multipliers. However it is possible 
to obtain a denormalized structure which has only two multi- 
pliers per building block from the previous one, by proper 
scaling. The denormalized structure is shown in Fig. 1. Since it 
resembles the LPC lattice which has one-multiplier realizations, it 
is natural to ask if we can reduce the number of multipliers per 
building block to one. In this correspondence we use the multi- 
plier extraction approach [2] to show that it is not possible to get 
structures that have one real multiplier per building block. This is 
unlike the situation in conventional linear-prediction FIR lattice 
structures, where real one-multiplier realizations are possible. The 
multiplier extraction approach also places in evidence a second 
derivation of the one-multiplier structure derived in [3], for the 
well-known FIR lattice [4]. 
II. ONE-MULTIPLIER REALIZATIONS FOR THE CASCADED 
LOSSLESS LATTICE 
The denormalized structure of Fig. 1 is a cascade of building 
blocks separated by delays. The input-output equations corre- 
sponding to a building block are given by 
(;:)=$:)=(z:: :::)(::)=s(i -:)(::) (1) 
where s is a nonzero but otherwise arbitrary scale factor. We 
wish to find a new building block that will realize (1) with only 
one multiplier m. We, therefore, consider the constrained three- 
pair [5] shown in Fig. 2, that contains only adders and multiplier- 
less connections. The input-output equations of the three-pair 
are given in matrix form as 
where t;, are the transfer parameters. Constraining t33. to be zero 
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Fig. 2. The constrained three-pair. 
in order to avoid a delay-free loop, we have 
(;:)=(::: :::)(::)+($ (3a) 
Xl Y3 =(51 t32) x2 i 1 
x3=v3=mth t32) 
Xl 
i 1 
. 
x2 
(34 
Substituting (3~) in (3a), we get 
tll + m43t31 t12 + W3t32 
t21 + mt23t31 t22 + mt23 t32 
(4) 
Comparing (4) with (l), we conclude that a one-multiplier reali- 
zation must necessarily satisfy 
t,, + mt,, t,, = s (54 
t12 + mt,, t32 = - sa t5b) 
t,, + mt,, t,, = sa (54 
t22 + mt,, t,, = s. (54 
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If there exist m and s such that (5a) to (5d) hold for an arbitrary 
real-valued a and a fixed matrix T = [ tij] independent of both m 
and OL, the following equations must hold: 
41= t22 (64 
t13 t31 = t23 t32 t6b) 
t 12 = - t21 (64 
h3 t32 = - t23 t31. (64 
Using (6b) and (6d) we can write 
t;*+t:,=o. (7) 
If we restrict tij to be real, (7) implies that t3* and t32 are both 
zero and thus (5a) to (5d) become / 
t,, = s t,, = - sa t,, = sa t22 = s (8) 
which implies that t,,/t,, = -l/ar. Therefore, there does not 
exist a real one-multiplier realization for the cascaded lossless 
lattice. 
If we permit tij to be complex, then (6a)-(6d) can be satisfied. 
For example, we can choose t,, = tj2 = 1, t,, = t3* = j to satisfy 
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Fig. 4. The LPC lattice. 
(6b),(6d) and choose t,, = t,, = - t,, = t,, = 1 to satisfy (Sa), 
(6~). With this choice of T = [ tij], we have 
s=l+jm, a=-(l+m)/(l+jm) (9 
or equivalently, in terms of a 
s = (1- j)/(l+ ja) m=-(l+a)/(l+ ja). (10) 
The resulting structure is shown in Fig. 3. 
III. ONE-MULTIPLIER REALIZATIONS FOR THE FIR 
LPC LATTICE 
A well-known FIR lattice structure is the one that arises in the 
context of linear predictive coding [4]. As shown in Fig. 4, this 
structure has two multipliers in each building block. The 
input-output equations corresponding to a building block are 
given as 
(;)=$:)=(z:: :;:)(z:)=$ ;)(::). (11) 
It is known that other lattice forms can be derived based on this 
one. MakhouI[3] has derived some intermediate lattice structures 
from which he obtains one-multiplier structures that realize (11). 
In the following, the same one-multiplier realization is derived 
directly using the multiplier extraction approach. 
Comparing (4) and (ll), we write 
t,, + mt,, t,, = s t12 + mt,, t,, = sa 
t,, + mtz3 t,, = sa tz2 •C mt,, t32 = s. (12) 
If we choose 
t** = t,, = 1 t,, = t,, = 0 (13) 
equation (12) becomes 
1 + mt,, t,, = s mt,, t,, = sa mt,, t,, = sa 1 + mt,, t,, = s. 
(14 
With t,, = t,, = t,, = t,, =l, (14) is satisfied and we get 
1 a 
s== m=l-a. 
The corresponding structure is shown in Fig. 5. The other one- 
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Fig. 5. One-multiplier realization for the LPC lattice. 
multiplier structures in [3] can similarly be obtained by ap- 
propriate choices of T = [ tij]. 
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An Efficient Technique to Improve NORA 
CMOS Testing 
NAM LING AND MAGDY A. BAYOUMI 
A/~srracr -This paper presents a novel circuit technique to improve the 
testability of NORA (NO RAce) CMOS circuits. It is based on the 
structure, properties and operations of NORA CMOS. The precharge and 
evaluation properties of NORA CMOS enable one to design simple testing 
circuit for output stuck-at-zero, stuck-at-one, stuck-open and stuck-on 
faults. Area and time considerations, as well as the applications of this 
testability enhancement technique are also discussed. 
I. INTRODUCTION 
With -the increase in the complexity of VLSI systems, testing 
has become more difficult and this has been the motivation for 
adopting “design for testability” strategy in which several design 
techniques are used to make testing manageable and economical. 
An example of such methods is the built-in-self-test (BIST) 
technique, which has been introduced to achieve more economi- 
cal and effective testing strategy [6]. In this approach, the imple- 
mentation technology has a great impact on the testing technique 
to be used which has necessitated developing special methods for 
each technology. Testing NORA (NO RAce) CMOS [l], [2] is the 
main scope of this paper. 
NORA is a racefree dynamic CMOS for pipelined logic struc- 
tures [2]. It operates using two clocks in racefree fashion regard- 
less of their overlap time and clock skew. The importance of 
NORA circuits stems from this property which overcome several 
problems of Domino CMOS circuits [2]. 
The main building block of NORA technique is shown in Fig. 
1. Two clocks I$ and (p are provided. During the precharge phase 
Manuscript received May 7, 1987; revised August 7, 1987. 
The authors are with the Center of Advanced Computer Studies, University 
of Southwestern Lousiana, Lafayaette, LA 70504. 
IEEE Log Number 8717342. 
0098-4094/87/1200-1609$01.00 01987 IEEE 
